

A Low-Power, Digitally-Controlled, Multi-Stable, CMOS Analog Memory Circuit

Melvin D. Edwards II, Hamza Al Maharmeh, Mohammad Alhawari, Nabil J. Sarhan, Mohammed Ismail

Department of Electrical and Computer Engineering, Wayne State University, Detroit, USA

Abstract—This paper presents a digitally-controlled, CMOS analog memory circuit that provides several analog stable operating points based on the laddered inverter quantizer (LIQAF) circuit. Two input digital pulses set the stored analog level by moving the stable operating point up or down through charging or discharging the output node, respectively. The proposed circuit achieves its stable operating levels through nonlinear, continuous-time feedback using only a single supply voltage. We present SPICE simulation results for an 8-level version of the multi-stable circuit in a 65 nm CMOS process. The results demonstrate that the proposed circuit can operate at low-power consumption from a wide range of supply voltages with robust operation across process and temperature variations. The proposed circuit has the potential to be integrated into the grid array of analog neural networks.

Index Terms—Analog circuit, analog neural network, continuous-time feedback, laddered inverter, LIQAF, multi-stable memory, nonlinear, quantizer.

I. INTRODUCTION

The interest in Multi-Stable Memory (MSM) circuit has grown to realize a CMOS-based, multi-bit, analog memory circuit in applications including analog neural networks and fuzzy systems. Various MSM circuits have been reported in the literature [1]–[11]. Analog-to-digital converters (ADCs) and digital-to-analog converters are combined to achieve the MSM circuit with indefinite hold time [1], [11]. However, the multiple current branches utilized for the ADC lead to increased current consumption. The capacitor is the simplest form of an MSM circuit, where switches can be used to update the charge on a capacitor [2]. As a capacitor suffers from leakage within the capacitor itself and the circuits connected to it, thereby causing the stored charge to deplete, refresh techniques have been suggested in [5], [6], [12], [13]. These techniques require a clock signal to increase the hold time of the charge on a capacitor, but they involve significant design efforts in maintaining the charge value with low error. In exceptional cases, the leakage can be tolerated such as during the training of Deep Neural Networks (DNNs). Since the weights are updated frequently during the training, recent work by IBM used capacitors to store the weights [3], [4] as shown in Figure 1(a). An MSM circuit is proposed in [7], but it requires multiple reference voltages, as shown in Figure 1(b). A clockless, MSM circuit has been recently proposed in [8]. It stores multiple analog values using a newly introduced circuit called *Laddered Inverter Quantizer* (LIQAF) [14], however, it requires an analog input to set the stable output levels.

This paper enhances the authors’ work in [8] by using digital input pulses to control the MSM instead of the analog input. The input digital pulses move up or down the stable operating




Fig. 1. Previous analog memory circuits: (a) storing charge on a capacitor, (b) utilizing multiple levels with multiple reference voltages.

points of the MSM circuit by simply controlling the pulses’ widths. The all-digital control allows the proposed MSM to be integrated into the grid array design in analog neural networks.

Table I compares the proposed MSM with other approaches, including Static RAM (SRAM) [15] and emerging memory technologies: Resistive RAM (RRAM) [16], [17] and Phase-Change Memory (PCM) [17], [18]. As shown in Table I, the proposed MSM provides CMOS compatibility and high speed, endurance, and retention while supporting analog and multi-bit storage. In addition, the proposed MSM has ultra-low power consumption with < 7 fJ/bit active power at a supply voltage of 1.2 V and with 1.5–500 nW static power at supply voltages of 0.7 V and 1.2 V, respectively.

The **main contributions** of this paper, compared with [8], can be summarized as follows. First, the proposed MSM has a digital drive circuit that allows an all-digital control compared with the analog control in [8]. Second, we present extensive SPICE simulation results including robustness analysis and DC/transient analysis to verify the circuit operations across a wide range of supply voltages, process and temperature variations, and low power consumption. Finally, we benchmark the proposed MSM against other memory technologies.

The rest of the paper is organized as follows. Section II provides an overview of the LIQAF circuit. Section III presents the proposed MSM circuit. Section IV presents and discusses the simulation results. Finally, conclusions are drawn.

II. LIQAF CIRCUIT DESCRIPTION

To gain an understanding of the LIQAF circuit, consider the simplified structure shown in Figure 2(a), in which only two output levels are implemented [14]. As indicated in Figure 2(b), the circuit can be viewed as a combination of two CMOS inverters that have different ratios of NMOS

TABLE I
COMPARING VARIOUS MEMORY ALTERNATIVES

Comparison	RRAM [16], [17]	PCM [17], [18]	Capacitor [3], [4]	SRAM [15]		Proposed MSM	
DNN Application	Inference/Training	Inference/Training	Training only	Inference/Training		Inference/Training	
Non-Volatility	Yes	Yes	No	No		No	
CMOS Compatibility	Good	Good	Excellent	Excellent		Excellent	
Endurance	Low	Low	High	High		High	
Retention	Medium	Large	Low	Large		Large	
Integration Density	High	High	Low	High		Moderate	
Energy Efficiency	0.1-1 pJ/bit	10 pJ/bit	Not Reported	Active	Leakage	Active	Leakage
				0.7 fJ/bit	29 pA/bit	<7 fJ/bit	1.5 - 500 nW
Switching Speed	<10ns	10 -100 ns	1 ns	0.3 ns		<1 ns	
Multi-bit Support/Data Type	Yes/Analog	Yes/Analog	Yes/Analog	No/Digital		Yes/Analog	




Fig. 2. (a) Basic principles of a two-output LIQAF circuit. (b) Simplified mode (c) Simulated DC characteristics.

versus PMOS gate lengths, thereby yielding the shifted DC characteristics shown in Figure 2(c). When V_{in} is low and both outputs are high, transistor M_1 is inactive such that V_{out0} transitions with increasing V_{in} according to a CMOS inverter characteristic with one NMOS device, M_0 , and two series PMOS devices, M_2 and M_3 . In contrast, when V_{in} is high and both outputs are low, M_2 is inactive such that V_{out1} transitions with decreasing V_{in} according to a CMOS inverter characteristic with two series NMOS, M_0 and M_1 , devices and one PMOS device, M_3 . Since V_{out0} cannot transition high unless V_{out1} is also high, and V_{out1} cannot transition low unless V_{out0} is also low, the LIQAF circuit provides guaranteed monotonicity in the quantizer characteristic regardless of the presence of a mismatch. Note that one should not confuse the curves shown in Figure 2(c) with the phenomenon of hysteresis—they instead correspond to the DC characteristic that is independent of the previous state of the input.

III. PROPOSED DIGITALLY-CONTROLLED MULTI-STABLE MEMORY CIRCUIT

The proposed MSM circuit is a modification of the memory circuit in [8]. To illustrate the proposed MSM, we begin with a

2-level version based on the two-output LIQAF circuit shown in Figure 2. As shown in Figure 3(a), the LIQAF circuit is augmented with a drive circuit and non-linear feedback attached to each output. Similar to [8], nonlinear feedback is achieved by connecting an NMOS and a PMOS device in series from each LIQAF output to the input, with the gates of these devices being driven by neighboring LIQAF outputs. Since the series NMOS and PMOS devices turn on with a logic 1 and 0 levels, respectively, the LIQAF characteristic is leveraged to enable the appropriate feedback connection to achieve the multi-stable operating point characteristic.

Unlike [8], the proposed MSM is controlled digitally using the drive circuit, which consists of NMOS transistor, M_{Dn} , and a PMOS transistor, M_{Dp} . Both M_{Dp} and M_{Dn} are controlled by two digital pulses, W_{up} and W_{down} , respectively. The drive circuit is used to charge or discharge the V_{store} node to move the stable state up or down. To explain the operation, we assume first that the MSM is settled on V_{out0} and both M_{Dn} and M_{Dp} are off. Setting W_{up} to be low for a short time duration turns on M_{Dp} such that $V_{store}(t)$ is charged-up slightly by the current passing through M_{Dp} . The negative feedback will then cause $V_{store}(t)$ to move the stable operating point one level up, i.e., to V_{out1} . Similarly, if MSM is settled on V_{out1} , setting W_{down} to be high for a short time duration turns on M_{Dn} such that $V_{store}(t)$ is discharged slightly by the current passes through M_{Dn} . Hence, the negative feedback will then cause $V_{store}(t)$ to move the stable operating point one level down, i.e. to V_{out0} . To demonstrate the operation of the circuit, Figure 3(b) displays its SPICE simulated transient response, which reveals that two stable operating points are achieved. Further, Figure 3(b) indicates that when both M_{Dp} and M_{Dn} are off, V_{store} holds the stable operating point indefinitely, without the need for refreshing circuit, as long as the supply voltage is connected to the circuit.

The number of stable operating points of the proposed MSM circuit is increased by using a LIQAF circuit with a higher number of outputs. As shown in Figure 4, eight stable operating points are achieved by using an eight-output LIQAF and correspondingly extending the nonlinear feedback circuit. M_{Dp} and M_{Dn} are sized, based on a 1 ns pulse width of W_{up} and W_{down} , so that the charge/discharge current moves the stable operating points by one level up or down, respectively. The transistors in the LIQAF and negative feedback are sized to have robust performance across process and temperature




Fig. 3. Proposed multi-stable memory circuit with two stable operating points: (a) two-output LIQAF combined with drive circuit and nonlinear feedback network, (b) SPICE simulated response demonstrating two steady-state operating points.




Fig. 4. Circuit diagram of the proposed MSM circuit with eight stable operating points.

variations. Note that increasing the number of stable operating points does not lead to a proportional increase in the current since all of the devices share the same current.

IV. SIMULATION RESULTS

The proposed eight-level, MSM circuit shown in Figure 4 is simulated in a 65 nm CMOS technology. Figure 5 shows the simulated DC characteristics at each of the LIQAF outputs (i.e. V_{out0} to V_{out7}) for the circuit shown in Figure 4 at 1.2 V supply voltage with the process and temperature variations of TT at 27°C, FF at 0°C, and SS at 70°C. The simulation




Fig. 5. Simulated transient waveforms of V_{store} for (a) TT at 27°C (b) FF at 0°C (c) SS at 70°C.




Fig. 6. Simulated transient waveforms of V_{store} for (a) TT at 27°C (b) FF at 0°C (c) SS at 70°C.

results confirm the quantization behavior of the LIQAF circuit despite the presence of loading from the nonlinear feedback network.

Figure 6(a) shows the transient waveform of V_{store} for the overall multi-stable circuit shown in Figure 4, at 1.2 V supply voltage and TT at 27°C. Figure 6(a) confirms the operation of the proposed MSM circuit where eight stable operating points are achieved. Besides, both W_{up} and W_{down} have 1 ns pulse width and 100 ns period. SPICE simulation shows a writing speed even lower than 1 ns, thereby confirming the high-speed operation of the proposed circuit. Figure 6(b) and (c) show the simulated transient waveform of V_{store} at FF at 0°C and SS at 70°C, respectively. These figures demonstrate the excellent robustness of the proposed circuit across process and temperature variations.

Figure 7 shows the static power consumption of the proposed MSM circuit during the hold mode at supply voltages of 0.7 V to 1.2 V and TT at 27°C, FF at 0°C, and SS at 70°C process and temperature corners. As indicated in the figure, the proposed circuit has the potential to operate at ultra-low power consumption and low supply voltage. SPICE simulation shows that the energy required to move the stable operating points from the V_{out0} to V_{out7} or vice versa is ~ 20 femto Joule, thereby translating into energy efficiency of ~ 7 fJ/bit which enables the proposed circuit to be utilized in applications with extreme constraints on energy, including battery-operated edge devices.

Figure 8 demonstrates the stable operating points of V_{store} for the circuit in Figure 4 at process corners of TT, FF, and SS and temperatures of 27°C, 0°C, and 70°C, respectively.




Fig. 7. Simulated power consumption at various supply voltages and process/temperature corners.




Fig. 8. SPICE simulation of V_{store} at various stable operating points.

Although the first and last steps have larger step sizes than the other steps, the proposed circuit achieves overall good linearity and robust performance at different process and temperature variations. Note that calibration techniques can be applied to the proposed MSM circuit to reduce the effect of process and temperature variation.

Figure 9 shows the layout in a 65 nm CMOS process for the 8-level MSM circuit shown in Figure 4. The proposed circuit consumes a total of $8.4\mu\text{m} \times 11.8\mu\text{m}$.

V. CONCLUSIONS

This paper has presented a low-power, digitally-controlled multi-stable analog memory circuit simulated in a 65nm CMOS process. Unlike the prior memory implementation, the proposed circuit can be controlled using digital pulses, thereby easing the integration with standard digital logic systems. Besides, the circuit provides robust performance across process, and temperature variations. Furthermore, the proposed MSM has the potential to be integrated into the grid array designs in analog neural networks.

REFERENCES

- [1] G. Biagetti, M. Conti, and S. Orcioni, "Multistable circuits for analog memories implementation," *Analog Integrated Circuits and Signal Processing*, vol. 39, pp. 109–122, Apr 2004.
- [2] M. O'Halloran and R. Sarpeshkar, "An analog storage cell with $5e/\text{sup -}/\text{sec}$ leakage," in *Proceedings of the 2006 IEEE International Symposium on Circuits and Systems*, pp. 4 pp.–560, May 2006.
- [3] S. Kim, T. Gokmen, H. Lee, and W. E. Haensch, "Analog cmos-based resistive processing unit for deep neural network training," in *Proceedings of the 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)*, pp. 422–425, 2017.




Fig. 9. Layout of an 8-level MSM circuit in a 65 nm CMOS process.

- [4] Y. Li, S. Kim, X. Sun, P. Solomon, T. Gokmen, H. Tsai, S. Koswatta, Z. Ren, R. Mo, C. C. Yeh, W. Haensch, and E. Leobandung, "Capacitor-based cross-point array for analog neural network with record symmetry and linearity," in *Proceedings of the 2018 IEEE Symposium on VLSI Technology*, pp. 25–26, 2018.
- [5] B. Hochet, "Multivalued mos memory for variable-synapse neural networks," *Electronics Letters*, vol. 25, no. 10, pp. 669–670, 1989.
- [6] G. Cauwenberghs and A. Yariv, "Method and apparatus for long-term multi-valued storage in dynamic analog memory," 1995. US Patent 5,479,170.
- [7] U. Cilingiroglu and Y. Ozelci, "Multiple-valued static cmos memory cell," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 48, no. 3, pp. 282–290, 2001.
- [8] M. Alhawari and M. H. Perrott, "A clockless, multi-stable, cmos analog circuit," in *Proceedings of the 2014 IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 1764–1767, June 2014.
- [9] O. Ishizuka, Z. Tang, and H. Matsumoto, "On design of multiple-valued static random-access-memory," in *Proceedings of the Twentieth International Symposium on Multiple-Valued Logic*, pp. 11–17, 1990.
- [10] K. W. Current, "Memory circuits for multiple valued logic voltage signals," in *Proceedings 25th International Symposium on Multiple-Valued Logic*, pp. 52–57, 1995.
- [11] G. Khodabandehloo, M. Mirhassani, and M. Ahmadi, "Current-mode multiple-valued dynamic memory," in *Proceedings of the 2009 IEEE International Symposium on Circuits and Systems*, pp. 3058–3061, 2009.
- [12] J. G. Lomsdalen, R. Jensen, and Y. Berg, "Self-refreshing multiple valued memory," in *2006 IEEE Design and Diagnostics of Electronic Circuits and systems*, pp. 92–94, 2006.
- [13] P. Hasler and L. Akers, "A refreshable multilevel memory for a continuous-time synapse," in *Proceedings 1992 IEEE International Symposium on Circuits and Systems*, vol. 3, pp. 1561–1564 vol.3, 1992.
- [14] M. Alhawari, N. A. Albelooshi, and M. H. Perrott, "A $0.5 \text{ v} < 4 \mu\text{w}$ cmos light-to-digital converter based on a nonuniform quantizer for a photoplethysmographic heart-rate sensor," *IEEE Journal of Solid-State Circuits*, vol. 49, pp. 271–288, Jan 2014.
- [15] N. Maeda, S. Komatsu, M. Morimoto, K. Tanaka, Y. Tsukamoto, K. Nii, and Y. Shimazaki, "A 0.41 μa standby leakage 32 kb embedded sram with low-voltage resume-standby utilizing all digital current comparator in 28 nm hkgm cmos," *IEEE Journal of Solid-State Circuits*, vol. 48, no. 4, pp. 917–923, 2013.
- [16] M. Hsieh, Y. Liao, Y. Chin, C. Lien, T. Chang, Y. Chih, S. Natarajan, M. Tsai, Y. King, and C. J. Lin, "Ultra high density 3d via rram in pure 28nm cmos process," in *2013 IEEE International Electron Devices Meeting*, pp. 10.3.1–10.3.4, 2013.
- [17] B. Rajendran and F. Alibart, "Neuromorphic computing based on emerging memory technologies," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 6, no. 2, pp. 198–211, 2016.
- [18] M. Ishii, S. Kim, S. Lewis, A. Okazaki, J. Okazawa, M. Ito, M. Rasch, W. Kim, A. Nomura, U. Shin, K. Hosokawa, M. BrightSky, and W. Haensch, "On-chip trainable 1.4m 6t2r pcm synaptic array with 1.6k stochastic lif neurons for spiking rbm," in *2019 IEEE International Electron Devices Meeting (IEDM)*, pp. 14.2.1–14.2.4, 2019.